A space-position-logic-encoding scheme is proposed and demonstrated. This encoding scheme not only makes the best use of the convenience of binary logic operation, but is also suitable for the trinary property of modified signed-digit (MSD) numbers. Based on the spaceposition-logic-encoding scheme, a fully parallel modified signed-digit adder and subtracter is built using optoelectronic switch technologies in conjunction with fiber-multistage 3-D optoelectronic interconnects. Thus an effective combination of a parallel algorithm and a parallel architecture is implemented. In addition, the performance of the optoelectronic switches used in this system is experimentally studied and verified. Both the 3-bit experimental model and the experimental results of a parallel addition and a parallel subtraction are provided and discussed. Finally, the speed ratio between the MSD adder and binary adders is discussed and the advantage of the MSD in operating speed is demonstrated.
Introduction
There are two options for developing parallel digital optical computing systems: one is to research the carry-free or carry-limited parallel algorithm, the other is to research the optical implementing architecture. Of course, the best selection is an effective combination of these two options. The modified signed-digit ͑MSD͒ algorithm is an effective carry-free or carry-limited algorithm, and symbolic substitution is an optical parallel implementing approach. Thus, an optical MSD parallel computing system based on symbolic substitution is a typical example of a combination of a parallel algorithm and a parallel implementation approach. [1] [2] [3] [4] [5] Especially in recent years, new MSD architectures have been proposed and studied. [6] [7] [8] [9] [10] [11] [12] In fact, the important factor for the realization of the conversion from the algorithm to the hardware structure is having an effective encoding scheme, so the research on encoding schemes has received more attention as an important content in digital optical computing. [9] [10] [11] [12] [13] [14] [15] [16] [17] At the same time, improved encoding methods have been proposed and studied. [10] [11] [12] [15] [16] [17] These improved encoding schemes, especially spacevariant encoding, not only expand encoding theory but also make best use of the parallelisms of both optics and the MSD algorithm, thus playing an important role in parallel digital optical computing. However, in the proposed space encodings, because some patterns are required to represent operand bits, the space size taken by each operand bit cannot be made very small, which limits the miniaturization and integration of MSD optical computing systems. Multilayer and multistage optical interconnection is another important parallel implementation approach in digital optical computing that can help the switches to complete logic operations as well as implement data transportation and switching.
Optoelectronic interconnects have shown a promising future as the hardware approach of digital optical computing because they can be compatible with microstructure optoelectronic switch technologies. 12, [18] [19] [20] [21] In addition, multilayer and multistage optoelectronic interconnects, as the hardware approach of parallel digital optical computing, are suitable for controlling the digitized signal connections and operations as well as for exploiting some optical advantages such as higher bandwidth and lower crosstalk. In digital optical computing, perfect shuffle, crossover, and butterfly are three typical interconnect networks, among which the butterfly has been proved to have some advantages over the others in optical computing. 25, 26 Addition and subtraction are the most primitive arithmetic operations in digital computation. Almost all of the other arithmetic operations such as multiplication, division, and some special functions must be performed based on addition and subtraction. The purpose of this paper is to present the implementation of a fully parallel MSD adder and subtracter based on the effective combination of the MSD algorithm and the butterfly interconnection architecture by use of a space-position-logic-encoding ͑SPLE͒ scheme that exploits both the carry-free property of the MSD algorithm and the convenience of binary logic operation with optoelectronic logic technology. A 3-bit experimental model of a parallel adder and subtracter based on the MSD algorithm and fiber interconnect technology is built, and correct experimental results are provided. To interface the parallel optoelectronic adder architecture with the conventional electronic computers in the near future, the conversion and brief comparison between the MSD and binary additions are carried out, and the advantage of our MSD adder in speed is demonstrated.
MSD Algorithm Review
An MSD bit can be written as
where 1 represents Ϫ1. Each MSD bit has three values for selection ͑i.e., 1, 0, and Ϫ1͒. These three possible values 1, 0, and 1 of each MSD bit are called digits. Then each decimal number can be represented in the MSD number system by the coefficients of the polynomial [1] [2] [3] :
For example, a decimal number 27 would be written as:
Note that the first selection ͓11011͔ MSD is the same as a binary number, so it can be said that the binary number is only a special form of the MSD number. This feature is a basis for the conversion from an MSD number to a binary one, as discussed in Sec. 
where all the values of S i are related only to W i Ј and T i Ј and are given by the truth table, as shown in Fig. 3 , which is the same as Fig. 1͑a͒ . In the same step of operations, all the operations among the different bits are the same, thus Figs. 1, 2, and 3 all indicate only the 1-bit operations. In terms of the three-step operations of MSD addition, the MSD addition of two 3-bit numbers can be depicted in the butterfly interconnection architecture as shown in Fig. 4 , where X(ϭX 2 X 1 X 0 ) and Y (ϭY 2 Y 1 Y 0 ) are augend and addend, respectively, and Z(ϭZ 3 Z 2 Z 1 Z 0 ) is the final addition result.
3 Space-Position-Logic-Encoding Scheme
As described, the difference between the MSD bit and the binary bit is that the binary bit has only two selections, 1 and 0, while the MSD bit has three selections, 1, 0, and 1, respectively. Therefore, it is unlike the binary bit, which uses higher and lower voltages as an encoding scheme. In digital optical computing, because of optical properties and the symbolic substitution theorem, pattern encoding, polarization encoding [2] [3] [4] [5] [6] [7] [8] [12] [13] [14] and other encoding schemes [9] [10] [11] [15] [16] [17] occur successively. According to the characteristics of the MSD numbers and the optical properties, we propose an SPLE scheme, as shown in Fig. 5͑a͒ , in which three different space positions, A, B, and C ͑or a, b, and c͒, are used to represent 1, 0, and 1 of MSD bits in which three light-emitting diodes ͑LEDs͒ or laser diodes ͑LDs͒ at A, B, and C ͑or a, b, and c͒ represent only one MSD bit; namely, only one LED or LD has a light signal, and a light signal at a different position of the i'th bit 
Butterfly Interconnect Architecture
In terms of all the truth tables of MSD addition expressed in the SPLE scheme, any table has nine states, and each state is an AND result of two digits from a row and a column, respectively. Thus we can use a unitary detecting array including nine detecting elements to stand for all the truth tables of MSD addition, as shown in Fig. 9 , in which all the detecting elements (G 1 ,...,G 9 ) can be used for the nine states of any truth table. Note that G 1 is the detecting element for the AND operation of A and a, G 2 is the detecting element for the AND operation of A and b, and so forth, until G 9 is the detecting element for the AND operation of C and c. To build a multilayer butterfly interconnection architecture corresponding to the multibit computing, for every step operation of any bit computation, we use the most basic butterfly to represent the nine AND operations ͑Fig. 9͒ of three augend digits ͑A, B, and C͒ and three addend digits ͑a, b, and c͒ as shown in 8 . The interconnections among all the operand bits can be performed according to the standard butterfly structure as shown in Fig. 4 , which can be implemented by use of electrical interconnection or optical guided-wave interconnection within the switch modules. The interconnections among the 12 positions of two groups of operand digits can be completed by use of optical interconnections such as gratings and fibers. Therefore with the SPLE scheme and the simplest butterfly interconnections, a fully parallel MSD adder can be constructed by use of three stages of optical butterfly represented by the SPLE scheme: (a) for transfer digits T iϩ1 Ј and (b) for weight digits W i Ј . Fig. 8 Truth table of the third-step operation MSD addition represented by SPLE scheme for the final sum S i . Fig. 9 Unitary detecting array, where G 1 , G 2 ,. .., G 9 are nine detecting elements. interconnection and four switch modules, M 0 , M 1 , M 2 , and M 3 , which can complete logic operations and signal arrangements, as shown in Fig. 12, where Fig. 12͑a͒ is the schematic construction of a 3-bit optoelectronic MSD adder, and Fig. 12͑b͒ is the circuit of each switch cell of optoelectronic switch modules. The circuit is constituted by using photosensitive diodes, LEDs, bipolar transistors, and their associated electronic devices to implement the AND operations. Because all the switch cells are required to perform AND operations of two adjacent nodes, the whole switch module has many of the same circuits as shown in Fig. 12 and can reliably work. This can be verified by the experimental results of the logic performance of this optoelectronic switch as shown in Fig. 13, where Fig. 13͑a͒ is the state of one-signal forcing, and Fig. 13͑b͒ is the state of two-signal forcing. Because the two input signals are the same, only one input signal curve is shown in both Figs. 13͑a͒ and 13͑b͒. In either figure, the upper curve is the input signal, and the lower curve is the AND operation result of two input signals. With the SPLE scheme, the MSD subtraction can also be performed as MSD addition by use of the complement of the subtrahend ͑i.e., with 1 as 1, 1 as 1, and 0 as 0 in the subtrahend͒. Therefore, the MSD architecture in this paper is really a 3-bit parallel optoelectronic MSD adder and substracter.
Experiments
With optoelectronic and fiber interconnect technologies, an experimental model of 3-bit optoelectronic parallel MSD adder and subtracter was built by us, as shown in Fig. 14 , and the correct experimental results were obtained.
For example, the addition of 6 and 5, ͑6͒ 10 ϩ͑5͒ 10 ϭ͑11͒ 10 , is the addition of two 3-bit MSD numbers. As described in Sec. 2, one decimal number can have several MSD forms for selection. For convenience, we just select the form which is the same as binary representation, so the addition of 6 and 5 can also be written as ͑110͒ MSD ϩ͑101͒ MSD . The signal pattern and experimental result of the input signals are shown as in Figs. 15͑a͒ 10 , which are obviously correct.
Conversion Between the MSD Adder and Binary Ones
We know from the preceding demonstrations that results of these MSD additions are generally MSD digits. Thus it is necessary to convert the MSD digits into binary ones to interface this parallel MSD adder with current electronic computers. At the same time, we can also compare the MSD adder with binary ones in operating speed. In fact, this work has been started by Hwang and Louri. 3 We assume an output result from the MSD adder is Z m . To convert it into the binary form Z b , we can separate Z m into two parts Z m ϩ and Z m Ϫ . Because the Z b comes from the original Z m , their values should be equal to each other, but their representations are different, so the MSD addition can be depicted in Eq. ͑6͒:
where Z m ϩ can be obtained by replacing 1 with 0 and keeping all the 0 and 1 unchanged in Z m , while Z m Ϫ can be obtained by replacing 1 with 0 and keeping all the 0 and 1 unchanged in Z m . For a positive Z m , its most significant bit Z m (n) must be 1, so the most significant bit of Z m ϩ , Z m ϩ (n), must be 1 also, while the most significant bit of Z m Ϫ , Z m Ϫ (n), must be 0. In terms of the truth table for the first operation of MSD addition, as shown in Fig. 1͑a͒ , T nϩ1 must be 1. Furthermore, in terms of operation relation as shown in is always 1 because T nϩ1 ϭ1. Therefore, each MSD addition as defined in Eq. ͑6͒ always makes the number of 1s reduced. In the same manner, for a negative Z m , its most significant bit, Z m (n), must be 1, so the most significant bit of Z m Ϫ , Z m Ϫ (n), must be 1 and the most significant bit of Z m ϩ , Z m ϩ (n), must be 0. In terms of the truth table for the third operation of MSD addition as shown in Fig. 3 , no matter what value T nϩ1 Ј is, S nϩ1 is always 1 because T nϩ1 ϭ1.
Therefore, each MSD addition as defined in Eq. ͑6͒ always makes the number of 1s reduced. In terms of the symmetry of 1 and 1 in the three operations of MSD addition, we can only consider the case for a positive Z m .
In terms of the conversion method as defined in Eq. ͑6͒, we can conclude that no matter how many bits Z m has, there are not the operations of 1 and 1, 1 and 1, and 1 and 1 during the addition between Z m ϩ and Z m Ϫ ; there are only the operations of 1 and 0, 1 and 0, and 0 and 0. Thus, the possibilities for T iϩ1 to be 1, 0, and 1 are all reduced to 2/3 of general cases in accordance with Fig. 1͑a͒ , and the possibilities for W i to be 1 and 1 do not change, while the possibility to be 0 is reduced to 1/5 of general cases in accordance with Fig. 1͑b͒ . So, the possibilities for T iϩ1 Ј to be 1 and 1 are reduced to 2/3 of general cases; while according to Fig. 2͑a͒ , the possibility to be 0 is and the possibility to be 0 is Finally, according to Fig. 3 , the possibility for S i to be 1 is With the assumption that an N-bit Z m requires the conversions of n times, in terms of Eq. ͑10͒, we have
where NЈ is the number of 1. Of course, if NЈϽ1 is required, only the following relation is required:
namely,
In the binary addition, an N-bit addition generally requires the delay time that N carries, while each bit addition also requires about three logic operations such as AND, OR, and so on. Therefore, for the N-bit addition, the speed ratio between the MSD adder and binary ones is about
A plot of ␤ versus N is shown in Fig. 19 . It can be found from Fig. 19 that the more operand bits ͑i.e., data width͒, the higher the speed ratio between the MSD adder and binary ones, namely, the more obvious the advantage of the MSD system we presented herein. For a 32-bit Z m , we perform the three times of conversion additions, then get a binary form as shown in Fig. 20 , which agrees well with the approximate theoretical formula, Eq. ͑13͒. However, this parallel architecture of optoelectronic MSD adder and subtracter based on the SPLE scheme really has its own disadvantages. One important disadvantage is that it requires three times more hardware than the binary adder.
Fig. 19
Speed ratio relation curve of the MSD and binary additions with the number of operand bits N.
Summary and Conclusions
In this paper, we discussed the characteristics of three stages of operations of MSD addition, and on this basis we proposed an SPLE scheme that not only makes best use of the convenience of binary logic operation but is also suitable for the trinary property of 1, 0, and 1 in MSD numbers. According to the truth tables of all the operations of MSD addition, we proposed a unitary optoelectronic switch module including nine detecting elements (G 1 ,...,G 9 ) to implement nine AND operations of any truth table, and on this basis we built the simplest butterfly architecture of an optically fully parallel MSD adder and subtracter. This butterfly network is two dimensional: one dimension is for implementing the interconnection among operand bits, which is completed electrically within switch modules now and will be completed optically in our next work, and other dimension is the simplest butterfly form for implementing the interconnection of two groups of operand digits in 1 bit, which is now completed optically. Finally, the 3-bit experimental model of a fully parallel MSD adder and subtracter was built using the simple optoelectronic switch technologies in conjunction with fiber interconnection technologies. At the same time, the simulation and the experimental results of MSD addition and subtraction are given. In fact, not only can the 3-bit parallel MSD adder and subtracter be built using four optoelectronic switch modules and three stages of simple butterfly interconnects, as described in this paper, but any multibit parallel MSD adder and subtracter can also be built by using four switch modules and three stages of butterfly interconnects. Note that the simultaneous increases of operand data width and operation hardware, exactly like the analysis and comparison we did in Sec. 6, will take more time in the future research. The better trade-off between the operand data width and hardware is an important task to develop for the optoelectronic parallel MSD adder and subtracter discussed herein. After all, we have really implemented the effective combination of a parallel carry-free algorithm ͑MSD͒ and a parallel implementing architecture ͑optical multilayer butterfly interconnection͒, which is a new approach of highspeed digital optical computing. At the same time, we have also researched the optoelectronic multiplier 27 and divider and communication of this optoelectronic MSD computing system with binary electronic computers, which will be published in other papers. In our future work, we will use the micro-optoelectronic integration technology and microstructure interconnect technology to replace the current simple optoelectronic and fiber interconnect technologies to research and make the practical multibit optoelectronic parallel computing units. Liming He received a BS degree in electrical engineering at Dalian University of Technology, China, in 1985, and an MS degree in optics at the Changchun Institute of Optics and Fine Mechanics, Chinese Academy of Sciences, in 1989. She then was an assistant fellow, lecturer, and an associate professor of electronic engineering at the Jinlin University of Technology, China. She is currently a candidate for the PhD degree in precision engineering at the Chubu University, Kasugai, Japan. Her interests include electronic circuits, optoelectronics, system control, and laser micromachining.
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